## WHAT IS CLAIMED IS:

1	1. A method of de-skewing data in a data communication system having
2	a first chip for communicating a plurality of data-bits to a second chip through a data-bus, the
3	method comprising:
4	forwarding a sequence of training bits from the first chip to the second chip;
5	receiving the sequence of training bits at the second chip;
6	comparing the sequence of training bits received to the sequence forwarded in
7	order to determine if one training bit has a data skew;
8	if the training bit is not skewed, selecting a first input (the no-skew input) for
9	receiving the plurality of data-bits;
10	if the training bit is skewed, determining whether there is a late skew or an
<b>1</b> 1	early skew;
11 12 13 14	if a late skew exists, correcting the late skew by selecting a second input (the
113 113	late skew input) for receiving the plurality of data-bits, wherein the data-bits at the second
	input are at least one clock cycle earlier than the data-bits for the first input; and
15	if there is an early skew, correcting the early skew by selecting a third input
≈ 16	(the early skew input) for receiving the plurality of data-bits such that the data-bits at the third
[4.17	input are at least one clock cycle later than the data-bits at the first input.
1	2. The method of claim 1 wherein the communication system is a
[]   4 2	synchronous optical network (SONET).
*	
1	3. The method of claim 1 wherein the first chip is a system chip for
2	performing protocol conversion and the second chip is a framer for framing and de-framing
3	Internet protocol packets.
1	4. The method of claim 1 further comprising
2	searching data on the data-bus in order to detect the training sequence.
1	5. The method of claim 1 wherein the data-bits at the second input are at
2	least one clock cycle later than data-bits on the data-bus.
1	6. The method of claim 1 wherein the data-bus is a 16 bit data-bus.

1	A method for de-skewing data in a confinding allowing a
2	system chip for transmitting a plurality of data-bits via a data-bus to a framer chip, the
3	method comprising:
4	receiving a sequence of training bits at the framer;
5	determining whether a data skew exists by comparing the sequence of training
6	bits received to a known sequence of training bits; and
7	selecting any one of three inputs to receive the plurality of data-bits, wherein a
8	first input is selected if there is no data skew, a second input is selected if there is a late skew,
9	or a third input is selected if an early skew occurs.
1	8. The method of claim 7 wherein the data-bits at the second input are at
2	least one clock cycle earlier than the data-bits for the first input.
1	9. The method of claim 7 wherein the data-bits at the third input are at
2	least one clock cycle later than the data-bits at the first input.
1	10. The method of claim 7 wherein the data-bits at the second input are at
2	least one clock cycle later than data-bits on the data-bus.
1	11. The method of claim 7 wherein the data skew has a maximum skew of
2	+/-1 clock cycle.
1	12. A circuitry for de-skewing bit arrival times on a data-bus, the circuitry
2	comprising:
3	multiplexing logic circuitry having a single data output port, a data select port,
4	and first, second and third data input ports;
5	a first register, having a data input port for coupling to the data-bus and a data
6	output port for coupling to the first data input port of the multiplexing logic circuitry;
7	a second register having a data input port for coupling to the data output port
8	of the first register, and having a data output port for coupling to the second data input port of
9	the multiplexing logic circuitry; and
0	a third register having a data input port for coupling to the data output port of
. 1	the second register, and a data output port for coupling to the third data input port of the
2	multiplexing logic circuitry, the multiplexing logic circuitry receiving first, second and third
3	data input signals from the data output ports of the first, second and third registers,

2

maximum skew of +/-2 clock cycle.

14

1	5	signals to its single data output port.
	1	13. The circuitry of claim 12 wherein the data select port comprises first
	2	and second select lines, and wherein the circuitry further comprises
	3	control logic circuitry having first and second data output ports coupled to the
	4	first and second data select lines respectively of the multiplexing logic circuitry such that the
	5	control logic circuitry selects the first data input signal if there is a late skew, or selects the
	6	second data input signal if there is no data skew, or selects the third data input signal if an
	7	early skew occurs.
	1	14. A multiplexor logic circuitry for de-skewing data on a data-bus, the
	2	multiplexor comprising:
	3	memory; and
	4	logic circuitry, for receiving a first data input signal from a first register, and
	5	for receiving a second data input signal from a second register, and for receiving a third data
	6	input signal from a third register, said multiplexor selecting the first data input signal if there
1	7	is a late skew at the data-bus, or selecting the second data input signal if there is no data
ļ;	8	skew, or selecting the third data input signal if an early skew occurs.
The state of the s	1	15. The circuitry of claim 14 further comprising
	2	a first register having a data input port coupled to the data-bus and having a
i.	3	data output port for providing the first data signal;
	4	a second register having a data input port coupled to the data output port of the
	5	first register, and having a data output port for providing the second data signal; and
	6	a third register having a data input port coupled to the data output port of the
	7	second register and having a data output port for providing the third data signal.
	1	16. The circuitry of claim 15 further comprising
	2	a fourth register having a data input port communicably coupled to the data
	3	output port of the third register, and having an data output port coupled to a data input port of
	4	a fifth register.
	1	17. The method of claim 16 wherein the data on the data-bus skew has a

respectively, and selectively forwarding any one of the first, second and third data input

- 1 18. The method of claim 14 wherein the data on the data-bus skew has a 2 maximum skew of +/-1 clock cycle.

  1 19. The method of claim 14 further comprising
- 2 searching the data on the data-bus in order to detect the training sequence.